



Fig. 1  
Area AND












FIG. 3

FIG. 4















FIG 8

220  
MEMORY  
BOARD










F16.10

CROSS BAR 5004





F/6.8.2



F16.13

5010,

clock 1

LOGIC SECTION  
(MEMORY REGION CONTROLLER)

UPPER

PORT A

CONTROL

(FIG 14)

PORT B

CONTROL

(FIG 14)

6002A

6002B

6004A

6004B

6006A

6006B

6008A

6008B

6009A

6009B

600A

600B

600C

600D

600E

600F

600G

600H

600I

600J

600K

600L

600M


600N


600O

600P

600Q

600R





F14 15

